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INC: SAWTOOTH GENERATOR CIRCUIT TO APPLY SLOPE-COMPENSATION ON CONTROL

Sawtooth generator circuit to apply slope‐compensation on control signal
for DC‐DC Converter under Digital PCMC Scheme

Abstract
DC‐DC converters are needed to efficiently convert between different voltage levels within the electrical
architecture of LFP (Large Format Printing) products. Traditionally, analog solutions have been presented to
implement the controller of the converter, but this solution presents several limitations in terms of flexibility,
modularity, etc.
To overcome these limitations, digital solutions, for instance based in a MCU (microcontroller) are being
proposed, since new applications in the field of power electronics can be targeted with MCUs at a very
competitive cost, due to the advances of these devices not only in terms of computational and memory
features, but also in terms of embedded peripherals such as comparators, DACs, operational amplifiers, etc.
When a DC‐DC Boost Converter is controlled with a PCMC (Peak Current Mode Control) scheme, subharmonic
oscillations can occur. To overcome this issue, slope‐compensation must be implemented, which consists of
adding an additional slope to the sensed inductor current signal. When the inductor current is sensed on the
HS (High‐Side), it is preferred to implement the slope compensation by subtracting this additional slope to the
control signal. In more advanced MCUs, sawtooth generators are usually embedded in the DAC channels
employed for the control signal generation, so that slope‐compensation can be easily implemented. However,
these MCUs are usually out of scope when low‐cost is targeted.
In consequence, this works presents a simple electronic solution to implement slope‐compensation by
subtracting a sawtooth signal from the control signal, mainly based in a capacitor and a discharge current
source. Three possible implementations are presented for the current source, trading‐off complexity, and
performance.
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1. Introduction
DC‐DC converters are needed within Large Format Printing environments to efficiently convert between
different voltage levels within the electrical architecture of these products. One example are architectures
where the printer is DC supplied via a 12V PSU (Power Supply Unit), and higher voltages are needed to drive
printer mechatronics (for instance 24 V, 32 V and 42 V). In this case, one or various DC‐DC Boost Converters are
needed to step‐up the voltage, as depicted on Figure 1.
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Figure 1. Typical simplified power architecture of Large Format Printing products targetting low cost.

Since this architecture is commonly stated for different products targetting low‐cost, DC‐DC Boost Converters
should be designed in a modular way, so that they can be employed in applications with different requirements
in terms of power: different output voltages, power capabilities, etc. Ideally, fully reusable modules are desired,
so that with any hardware changes the modules can be instantiated on different electrical designs targetting
different power specifications.
Common solutions presented up to now consists of analog controller ICs (Integrated Circuits), which are
commercial chips that completely or partially embed all the circuitry needed for the control of the DC‐DC
Converter. Particularly, LM5122 IC – based solution, which implements a PCMC (Peak Current Mode Control) for
DC‐DC Boost Converter has been employed within different products. However, this solution presents the
following main limitations:






Although the analog controller can be tuned by means of external components, it offers a limited design
flexibility (it depends on the internal topology of the commercial IC).
Its modularity is limited, since although a design with the same layout and therefore PCB (Printed Circuit
Board) can be stated for DC‐DC Converter modules targetting different output voltages, a different BoM
(Bill of Material) is needed for each case and therefore a different PCA (Printed Circuity Assembly), thus
reducing overall production volumes (and therefore increasing overall production costs). Additionally,
each PCA must be independently certified, which increases development costs, risks, and times.
Implementation of protections, diagnostics and other advanced‐control features may require of
additional circuitry, thus increasing solution complexity and cost.
It exists a high dependence on the analog Controller IC, which can lead to EoS (End of Support) or EoL
(End of Life) issues.

To overcome these limitations, implementing the controller in the digital domain for instance in a MCU
(Microcontroller) is an interesting solution, so that:



Controller can be completely tuned by means of embedded firmware/software.
The design can be fully modular if conveniently designed, so that different specifications can be covered
by means of conveniently adjusting firmware/software with the same hardware, and therefore having
a single PCA that can be reused for different power requirements.
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Implementation of protections, diagnostics and other advanced‐control features can be implemented
in the same MCU.
Risk associated to EoL and EoS issues is minimized since there are different MCUs which can be easily
compatibilized.

Nowadays MCUs embed different peripherals which can be used for control implementation (comparators,
ADCs, DACs, Timers, etc.). However, it usually exists a trade‐off between cost and peripheral availability.
Due to this fact, a common approach to control a DC‐DC Boost Converter is to implement a Digital PCMC scheme
where the outer‐loop voltage compensator (which sets the output voltage, converter dynamics, etc.) is
implemented in the digital domain (by means of embedded software in the MCU) and the inner inductor peak
current control loop is implemented in the analog domain, with embedded and/or external circuitry. In this
aspect, two options are usually stated: HS (High‐Side) current sensing and LS (Low‐Side) current sensing. These
two approaches are depicted on Figure 2 and Figure 3 respectively.
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Figure 2. DC‐DC Boost Converter under Digital PCMC when current sense is implemented on the HS, and slope
compensation is applied on the control signal that sets the targeted peak inductor current.
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Figure 3. DCDC Boost Converter under Digital PCMC when current sense is implemented on the LS, and slope
compensation is applied directly on the sensed inductor current.

For a DC‐DC Boost Converter, the HS current sense approach is usually preferred, since transients in the sensed
inductor current due to LS switch switching events are minimized by sensing a continuous current.
When a DC‐DC Boost Converter is controlled with a PCMC scheme, subharmonic oscillations can occur when the
duty cycle of the control signal driving the LS switch is lower than 50%, which leads to inadequate operation due
to instability issues. To avoid that, slope‐compensation is required, so that an additional slope must be added to
the sensed inductor current signal. This can be done by directly adding it to the sensed inductor signal or by
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subtracting it to the control signal, being this second option the preferred option in the HS current sense
approach.
To implement the slope compensation by subtracting a certain amount of slope on the control signal a sawtooth
generator is needed. The generated sawtooth signal (which must be synchronous with the PWM signals driving
the DC‐DC Converter switches) is subtracted from the control signal as depicted on Figure 2.
In more advanced MCUs, sawtooth generators are usually embedded in the DAC channels employed for the
control signal generation so that slope‐compensation can be easily implemented. However, employing these
MCUs is usually an overkill for solutions targetting low‐cost. Therefore, solution cost can be reduced by
employing simpler MCUs and implementing the slope‐compensation circuitry externally.
In consequence, this article presents a simple electronic solution implemented by means of basic external
components to implement slope‐compensation on PCMC HS inductor current sense approach by subtracting a
sawtooth signal from the control signal. This solution, which is based on a HS switch implemented via a PNP‐BJT
switch, a capacitor, and an adjustable current source implements an adjustable slope‐compensation, which
implements a certain amount of slope‐compensation over an input control signal according to a second input
slope control signal. Within this solution, three sub‐solutions are presented, which present a complexity‐
performance trade‐off. The difference between the three solutions consists of how the current source is
implemented, as it will be detailly described in further sections.
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2. Description
The solution proposed in this article is intended for the digital PCMC scheme provided in Figure 2. Particularly,
it presents and implementation for the blocks marked as “Sawtooth Generator” and the adder that subtracts
the output of the “Sawtooth Generator” block from the output of the “DAC” which converts to the analog
domain the digital output of the “Digital Controller”. The location of the block implemented by the stated
solution in this article is marked in red in Figure 4.

Figure 4. Block implemented by the proposed solution in the digital PCMC scheme.

The general input and output diagram of the proposed solution is presented in Figure 5. In this aspect, the circuit
has three inputs:





Vcontrol, which stands for the control signal (output of the Digital Controller after D/A (Digital to Analog)
conversion).
Vslope, which stands for the signal employed to adjust the amount of slope‐compensation to be applied.
Vtrigger, which stands for the signal that synchronizes the circuit, so that, switching at converter switching
frequency fs, it sets Vcontrol,slope to Vcontrol when is set to digital ‘0’ value.

The circuit has one single output Vcontrol,slope which corresponds to the slope‐compensated control signal. The
ideal Vcontrol,slope is a sawtooth signal with a frequency equal to the switching frequency fs. The signal reset value
(at 𝑡 0, 𝑇 , 2𝑇 , … should be equal to Vcontrol. The slope of the sawtooth signal is decreasing. The amplitude of
the signal is Ve,pp and it depends on Vslope, so that Ve,pp = g(Vslope), and therefore the amount of slope compensation
can be tuned. This behaviour, jointly with the synchronization with Vtrigger signal is depicted on Figure 6.

Vtrigger

Vcontrol
Slope‐Compensation
Circuit

Vcontrol,slope

Vslope
Figure 5. Slope compensation circuit input and outputs.
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Figure 6. Ideal Vcontrol,slope slope‐compensated control signal.

The generic implementation of the circuit is depicted on Figure 7. In this aspect, the circuit consists of:





A buffer, which can be implemented, for instance, by means of an Operational‐Amplifier in Source
Follower configuration, which can be embedded or not within the MCU DAC.
A capacitor C1. The voltage at this capacitor is the slope‐compensated control signal.
A PNP BJT Q1, which is controlled via Vtrigger signal. When Vtrigger is set to ‘0’, the capacitor is charged via
Q1 up to Vcontrol. The charging process is controlled by means of the polarization set by bias base resistor
R1.
When Vtrigger is set to ‘1’, the capacitor is discharged by means of the current source Idisch. Idisch depends
on Vslope, so that slope‐compensation can be tuned by means of the voltage signal Vslope.

The amount of slope‐compensation Se can be expressed by (1):
𝐼

𝑆

(1)

𝐶

Therefore, since C1 is fixed, the amount of slope‐compensation can be tuned by means of the discharge current
Idisch.

Vcontrol
BUFFER

Q1

Idisch=f(Vslope)

R1

Vtrigger
Vcontrol,slope
C1

Figure 7. Generic implementation of the proposed slope‐compensation circuit.

Three different approaches are presented, which depend on how the current source is implemented, thus
presenting a cost‐performance trade‐off.
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2.1. Resistive Discharge
The first approach is implementing the current source by a simple resistor. This solution is depicted on Figure 8.
In this aspect:



It is the simpler solution.
It presents a trade‐off between the achieved linearity, the minimum control voltage Vcontrol,MIN and
slope‐compensation tuning range.

Vcontrol
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R1
R2

Vtrigger
Vcontrol,slope
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Figure 8. Implementation of the proposed slope‐compensation circuit (Approach 1 – Resistive Discharge).

Note that, while the capacitor is being discharged, the slope‐compensated control signal can be expressed by
means of (2):
𝑉

𝑡

,

𝑉

𝑉

–𝑉

(2)

𝑒

Under this approach, the discharge current can be expressed as in (3):
𝐼

𝑡

𝐶

𝑑𝑉

𝑉

𝑡

,

–𝑉

𝑑𝑡

We can define ∆𝑉 and 𝜏 as (4)(5):

𝑅

∆𝑉 ≜ 𝑉

𝑒

–𝑉

(3)

(4)

𝜏≜𝑅 𝐶

(5)

It is worth noting that since the discharge process is exponential, the voltage in the capacitor can be linearly
approximated (constant current source) if 𝜏 ≫ 𝑇 . Under this assumption, the amount of slope compensation 𝑆
can be approximated by (6):
𝐼

𝑡

𝐼

𝑡

≫

∆𝑉
→𝑆
𝑅

𝐼

∆𝑉
𝜏

(6)

Then, the relative linearity error 𝜖 can be computed by means of (7):
𝜖

𝐼

𝐼
𝐼

𝑡

1

𝑒

(7)

Regarding the tuning range for 𝑆 , note for a given range of ∆𝑉 , which will be determined by the DAC dynamic
range, it can be increased by reducing 𝜏. However, reducing 𝜏 leads to a worst linearity. Thus, it exists a trade‐
off between the 𝑆 adjustment range and the achieved linearity.
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Additionally, note ∆𝑉 0 → 𝑉
𝑉
. In a common unipolar supply scheme, 𝑉
0. Thus, a
minimum value for 𝑉
𝑉
should be stated, so that tuning range ∆𝑉 is available for that worst‐
,
. Therefore, it also exists a trade‐off between the minimum voltage allowed on the control signal
case 𝑉
,
and the tunability range of the slope compensation 𝑆 .

2.2. NPN BJT Current Source
The second approach consists of implementing the discharge current source by a NPN BJT. This solution is
depicted on Figure 9. The most important aspects regarding this implementation are summarized below:





Linearity is improved by implementing the current source with a basic emitter‐degenerated NPN BJT
transistor, so that in a first‐order approximation discharge current can be considered constant.
Dependence of the allowable tunability range for Se on minimum voltage allowed on Vcontrol is removed.
The amount of slope‐compensation dependence on NPN BJT transistor current gain β is minimized by
employing resistive degeneration.
The amount of slope‐compensation strongly depends on transistor base‐emitter turn‐on voltage VBE,ON,
which is expected to typically have a huge systematic and random variability.

Vcontrol
BUFFER

Q1

Vslope

R1

Vtrigger
Vcontrol,slope

Q2

R3

C1

R2

Figure 9. Implementation of the proposed slope‐compensation circuit (Approach 2 – NPN BJT Current Source).

In this case, note the discharge current can be assumed to be constant, so that a fully linear response is ideally
expected. In practice, due to second‐order effects, non‐linearities will be observed. The discharge current can
be approximated as in (8) by analysing the Base‐Emitter junction of NPN BJT transistor:
𝑉
𝑉 ,
𝑅 𝛽 1
𝑅
If the BJT gin β is large enough, then it can be approximated to (9):
𝐼

𝐼

𝛽

lim 𝐼

𝑉

𝑉

(8)

,

𝑅

→

(9)

And therefore, the amount of slope compensation can be expressed by (10):
𝑆

𝑉

𝑉
𝑅 𝐶

,

(10)

Therefore, the amount of slope compensation can be tuned by means of Vslope without depending on Vcontrol. If
β is large enough (which is usually accomplished), Se does not depend on it. However, Se depends on transistor
base emitter turn‐on voltage, which has strong systematic and random variabilities (thermal dependence,
tolerance, etc.).
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2.3. NPN BJT Current Source in Negative Feedback Configuration
The lastly proposed approach is an improved solution of the second approach, where the current source
implemented by means of an NPN BJT is introduced in a negative feedback loop implemented with an
operational amplifier. With that, dependence of Se on VBE,ON is removed. This circuit solution is depicted on Figure
10.
Vcontrol
BUFFER

Q1

Vslope

+
‐

R1
Q2

R3

Vtrigger
Vcontrol,slope
C1

R2

Figure 10. Implementation of the proposed slope‐compensation circuit (Approach 3 – NPN BJT Current Source in Negative
Feedback Configuration).

The discharge current, in this case, can be estimated by (11) (assuming an ideal Operational Amplifier):
𝑉

𝐼

𝑅

(11)

And the amount of slope compensation (12):
𝑆

𝑉
𝑅 𝐶

(12)

Note it does not depend on transistor parameters, which is the main benefit in front of the previously described
approach.

3. Advantages of the proposed solution
By employing the solution described in this work, the following advantages can be pointed out:




The proposed approaches to implement slope‐compensation enables the possibility of controlling the
DC‐DC Boost Converter via digital PCMC scheme implemented in an MCU, which present advantages in
front of the analog approach:
o Controller can be completely tuned by means of embedded firmware/software.
o The design can be fully modular if conveniently designed, so that different specifications can
be covered by means of conveniently adjusting firmware/software with the same hardware.
o Implementation of protections, diagnostics and other advanced‐control features can be
implemented in the same MCU so that a standard communication interface can be offered to
access to the DC‐DC Converter functionalities.
o Risk associated to EoL and EoS issues is minimized since there are different MCUs which can
be easily compatibilized.
The proposed approach to implement slope‐compensation does not require an MCU with advanced
DAC capabilities (sawtooth wave generation), which simplifies the requirements of the MCU and
potentially the cost of the solution.
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The proposed approach enables PCMC control via HS current sense versus LS current sense, which is
preferred in the DC‐DC Boost Converter topology due to peak transients produced by low‐side switch.
The proposed approach offers a control signal to tune the amount of slope‐compensation to be applied
on the control signal so that the design is fully modular, since the amount of slope‐compensation can
be tuned by means of software via an additional control signal Vslope, which can be driven by an
additional DAC Channel embedded on the same MCU.

Therefore, it can be concluded that by employing this solution a competitive advantage can be achieved, being
aware of the limitations of the described circuitry, which have been detailly pointed out, and several solutions
have been proposed within the complexity‐performance design space.
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